Entity dp_bram
pub entity dp_bram<#uint W, D, #uint C>(write_clk: clock, read_clk: clock) -> (WritePort<W, D>, ReadPort<W, D>)Expand
A dual port block RAM that supports read and write ports being in different domains. If writes and reads happen to the same address, the behaviour is undefined.